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Abstract nal sequence %(I;) to obtain a new transmitted sequence y(k). 
Without loss of generality, the simplest FIR filter with two co- 
efficients writes This paper addresses the extension of the behavioral model- 
ing via parametric relations to differential drivers with pre- 
emphasis. These devices are of paramount importance to en- y(k) = a1z(lc) + @Z(k - 1) (1) 
able multi-gigabit data transmission over conventional copper 
interconnects. The proposed models preserve the accuracy and 
efficiency strenghts of behavioral parametric macromodels for 
conventional devices. Their operation is demonstrated in a re- 
alistic simulation example involving a 3.125 Gb/s commercial 
driver with pre-emphasis. 
1 Introduction 
Nowadays, a cost effective solution for the transmission of sig- 
nals in  the Gb/s range relies on the pre-conditioning of sig- 
naIs sent on the usual interconnect data links. Pre-conditioning 
is aimed at enhancing the high-frequency components of the 
transmitted signals, in order to compensate for the low-pass 
distortion effect of interconnects. These techniques arise from 
communication and signal processing theory and give rise to 
driver devices with pre-emphasis features ns well as to so- 
phisticate solutions based on channel equalization. High- 
performance differential data links based on these solution have 
been successfully demonstrated in [ 1,2, 3,4]. 
On the other hand, the increasing complexity of driver and re- 
ceiver circuits demands for accurate and efficient models to be 
used in system-level simulations aimed at the assessment of 
data link performance and signal integrity effects. In this study, 
the state-of-the-art M d o g  approach for the behavioral macro- 
modeling of digital devices, discussed in [5,6,  7, 81 is extended 
to this class of devices. Macromodels are expressed in terms of 
suitable nonlinear parametric relations, that can be easily esti- 
mated from device port responses and can be readily converted 
into SPICE-like subcircuits or directly implemented as meta- 
language descriptions, like VHDL-AMs. Besides, the models 
are fully compatible with IBIS (Input Output Buffer Informa- 
tion Specification), the standard for the description of digital 
integrated circuits [9]. IBIS ver. 4.1, within the framework of 
mulrilingual extension, allows for the inclusion of models i n  
different possible languages, enabling the use of the proposed 
model in most EDA tools. 
2 Device and model structure 
This Section illustrates the basic structure of a driver circuit 
with pre-emphasis and discusses its modeling. We start by 
considering a generic bit stream defined by a discrete-time se- 
quencez(k) , k = 1,2,  ... that must be sent on the interconnect, 
where z € (0,l) .  For enhancing the high frequency compo- 
nents of transmitted signal, a common solution is to apply a 
FIR (Finite Impulse Response) filtering technique to the origi- 
whose transfer function in the z-domain is H ( z )  = a l  + a z z p l ,  
and the frequency response turns out to be H ( w )  = a1 + 
u2 e x p ( - j w T ) ,  where T is the pulse width. As an example, 
Fig. I shows IY(jw)l  for x(k) =“011010”, T = Ins, al = 1, 
a2 = -/7, and two different values of 0: = 0 (no-emphasis) 
and = 0.33 (33% of emphasis). 
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Figure 1: Example spectra of y(k) signal (see text and equa- 
tion (1)) for no emphasis (solid line) and 33% emphasis (dashed 
line) 
A suitable design of the filter, i.e., the tuning of the filter co- 
efficients al, a2 of ( I )  leads to the optimal transmitted signal 
compensating for the frequency attenuation of the interconnect 
(i.e.. the communication channel) and to good quality received 
signals (a discussion on the tuning of the filter coefficients can 
be found in [IO]). 
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Figure 2: Generic structure of a two-tap differential driver with 
the main blocks and the relevant electrical variables. 
Figure 2 shows the basic structure of a differential driver im- 
plementating a FIR filter with two coefficients, with its main 
blocks and electrical variables. In this structure, d denotes the 
main driver and e the complementary driver providing the user- 
tunable degree of emphasis. The analog output currents can be 
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expressed as sums of the output currents of the two drivers 
where ild, izd and il,, i2, are the separate contributions of 
driver d and e, respectively, to the total currents i l  and il. The 
values of the above currents are decided by the drivers state and 
strenght. The drivers state is controlled by block L, that pro- 
cesses the input bit sequence z(k) to feed drivers d and e with 
z ( k )  and x(k - I), respectively. Each device current. therefore, 
is proportional to the signal a l z ( k )  + azs(k  - l),  where a1 
and a2 are coefficients taking into account the drivers strenghts. 
This is the mechanism for the analog implementation of the FIR 
filter of(1). 
As an example, Fig. 3 shows the output voltage responses of a 
driver with the same structure described in the scheme of Fig. 2 ,  
producing the bit stream z ( k )  = “ O O ~ ~ ~ O O O ” .  In each sub- 
plot, the vertica1 dotted lines indicate the intervals defined by 
the discrete-time k .  More details on this class of devices can be 
fond in [2, 3, 41. 
for the sake of simplicity) 
(3 1 
where submodels i l d ~ ,  i l d ~  account for the device d behav- 
ior in the fixed high and low state, respectively, and i l e ~ .  i l e ~  
are the corresponding submodels for the driver e. All submod- 
els are nonlinear dynamic parametric relations whose inputs are 
the port voltage variables w l ( t )  and vz(t) .  In the previous rep- 
resentation, the other terms are weighting signals accounting 
for the synchronous delayed state transitions of the two output 
stages. 
The estimation of model (3) amounts to computing the weight- 
ing signals and the parameters defining its submodels. This is 
a direct extension of the procedure discussed in [XI for the case 
of a standard differential stage like d and e in Fig. 2. How- 
ever, the estimation of (3) implies the complete and separate 
access to each of the two drivers composing the output stage. 
In order to simplify the modeling procedure, the approxima- 
tions i l e ~  = a l ~  + a 2 f f i l d H  and i l e ~  = c r l ~  + a 2 ~ i l d ~  are 
expIoited in  equation (3), leading to 
il = [ W L d H ( t ) i l d H  + W l d L ( t ) i l d L l  + 
[ w e H ( t ) i l e H  -I- W l e L ( t ) i l e L ]  
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Figure 3: Example port responses of a differential driver like 
the one illustrated i n  Fig. 2. 
For the structure of Fig. 2, a behavioral macromodel would be 
a set of nonlinear dynamic relations approximating the output 
port currents il and iz flowing out of the device port terminals. 
According to (2), il and 22 are sums of the drivers output cur- 
rents, and these can be effectively approximated by means of 
two-piece parametric representations as described in [7, 81. In 
such a way, the following model representation for the complete 
driver of Fig. 2 can be adopted (only current il is discussed here 
(4) 
21 = [ W l d H ( t )  + a L H  + a 2 H W l e H ( t ) l i l d H  + 
[ W l d L ( t )  a l L  + a 2 L w l e L ( t ) ] Z l d L  
that can be rewritten as 
i l  = Wl1H(t)i1dH(21lrV2,d/dt) + WlL(t)ildL(21i,W2,d/dt). 
( 5 )  
where the new weighting signals W I H  and W ~ L  include all the 
effects of the state transitions of both drivers composing the 
output stage. 
Model representation (3, can be estimated as a standard two- 
piece representation by means of the Mxlog methodology for 
differential drivers, as discussed in [7, 81. Briefly, the estima- 
tion procedure amounts to computing the parameters defining 
its submodels and the weighting signals. Each submodel i 1 d H  
and i l d ~  is the sum of a static part (i.e., a static surface obtained 
by means of a set of DC experiments) and a dynamic part ob- 
tained by matching the response of a parametric model to the 
reference responses of the driver forced in a fixed high and low 
logic state, respectively. Once the submodels parameters are 
estimated, the weighting signals are compuded from the tran- 
sient responses of the driver performing complete state switch- 
ings on a set of reference loads by means of linear inversion of 
equation (5). 
It is worth noting that the above representation was derived for 
the class of two-tap differential drivers like the one of Fig. 2, 
implementing a FIR filter with two coefficients. However, rep- 
resentation ( 5 )  is more general and holds also for the case of 
differential drivers implementing FIR filters with a higher num- 
ber of coefficients. 
3 Application Example 
In this Section, the  proposed modeling approach is demon- 
strated on a Xilinx Multi-Gigabit serial transceiver used in the 
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Virtex-I1 Pro series FPGA. The example transceiver i s  a differ- 
ential CML (Current Mode Logic) device operaling in  the fre- 
quency range 622 Mb/s-3.125Cb/s that allows a configurable 
degree of pre-emphasis within the range 10 - 33 %. The inter- 
nal structure of the output buffer of the example transceiver is 
the same illustrated in Fig. 2 and a detailed HSPICE transistor- 
level description, available form the official Xilinx website 
(www . xilinx. corn), is used as the reference model hereafter. 
In all tests carried out in  this study, the reference model with a 
33% degree of pre-emphasis is used to compute the responses 
needed for the estimation of macromodel parameters and for 
model validations. More details on the device and on the usage 
of the reference model can be found in [12]. 
For the macromodel estimation, the weighting signals and sub- 
models of (5) are computed through the procedure outlined in 
the previous Section and the obtained macromodels are imple- 
mented as SPICE subcircuits, In all tests carried out in this 
study, the accuracy of the proposed macromodel has been quan- 
tified by computing the timing error and the maximum relative 
voltage error. The timing error is defined as the maximum de- 
lay between the reference and the macromodel responses mea- 
sured for the zero voltage crossing of the differential voltage 
ud = v l ( t ) - v z ( t ) .  The maximum relative voltageerroris com- 
puted as the maximum error between the reference and macro- 
model voltage responses divided by the voltage swing. 
As a first validation, devised to highlight the accuracy of the 
macromodel for loads different from those used in the estima- 
tion process, we consider a test setup consisting of the exam- 
ple driver connected to a 50R differential resistor. In the es- 
timation procedure, model parameters were obtained from the 
transient responses of the driver connected to the transceiver 
input section, whose internal differential matching resistor is 
100 ‘d. The driver produces a “0 Ollll. . . ” bit stream and 
three different bit-rates values arc considered. For such bit- 
rates, Fig. 4 shows the comparison of the differential voltage 
~ d ( t )  waveforms computed for the macromodel and for the ref- 
erence model. In this test, the timing error is 5 ps and the max- 
imum relative error turns out to be less than 5%. It is ought 
to remark that the three macromodels involved in  this test dif- 
fer only for their weighting signals (see (3, which, however, 
are obtained from a single set of generating coefficients by dif- 
ferent juxtaposition in time of their edges. In other words, the 
proposed macromodels can be considered parametric in the du- 
ration of the bit time. 
As a second validation, a test setup consisting of two Thevenin 
sources connected to the output terminals of the example driver 
is considered. Each Thevenin source consists of the series con- 
nection of a Rs = 50 R resistor and an independent voltage 
source. In this test, the driver produces a “0 0 11 11 , . . ” bit 
stream (see the top panel of Fig. 5 )  and the bit time is set to 
the unrealistic value of 10ns in order to alfow the driver re- 
sponse to reach steady state values before the starting of each 
transition. The middle panel of Fig. 5 shows the waveforms of 
the two voltage sources (labelled as e l ( t )  and ez( t ) ) .  The two 
waveforms have non-synchronous transitions in order to excite 
both the differential and the common mode operation of the de- 
(3.125 Gb/s) (1 Gbls) 
Figure 4: Differential voltage ud( t )  computed for the Example 
driver producing a bit stream “001111. . _”. The driver is 
loaded by a 50 0 resistor and different bit-rates are considered. 
vice. Finally, the bottom panel of Fig. 5 shows the reference and 
macromodel responses of the differential voltage v d .  For this 
comparison. the same performance figures as in the previous 
case for the timing and maximum voltage errors are achieved. 
Finally, a more realistic simulation test case consisting of the 
driver connected to a coupled interconnect structure is consid- 
ered. The interconnect is a lossless transmission line (odd mode 
impedance 2, = 900,  even mode impedance Z, = 50R, 
line length 0.30 m) loaded by a 50 R differential resistor. The 
data pattern used for this study is a 256 bit-long sequence with 
0.32 ns bit time (3.125 Gbls). Figure 6 shows the comparison 
between the reference and the macromodel port voltages u1 ( t )  
and ua( t )  and the differential voltage v,j(t) responses. Also i n  
this situation a good agreement between reference waveforms 
and predictions is obtained, with timing errors on the order of 
5ps and maximum relative voltage errors less than 3 % of volt- 
age swings. 
The efficiency gain of the proposed macromodels w.r.t. the 
original transistor level models depends on two factors: the im- 
plementation of the logical block L and the complexity of the 
analog driver devices. Analog implementations of L, as in con- 
ventional transistor-level models, requires a run-in time delay 
for proper operation. As an example, the run-in time of the 
transistor-level model of the device of this study is 150 ns (Le., 
approx. 500 clock cycIe at 3.125 Gbls), which considerably in- 
creases simulation times. On the contrary, the proposed macro- 
model automatically includes the role of the logical block into 
the weighting signals of (3, thus avoiding, even in a SPICE-like 
implementation, the overhead of the run-in time. The efficiency 
gain for the analog driver components, instead, compares to that 
allowed by the M d o g  approach for conventional devices, i.e., 
speed-up factors on the order of 5 t 100 are possible. 
4 Conclusions 
This paper discusses the development of suitable macromodels 
of differential drivers with pre-emphasis. The proposed mod- 
els are mathematical relations expressed in terms of paramet- 
ric equations that completely hide the internal structure of de- 
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Figure 5 :  Top panel: driver input signal; middle panel: voltage 
waveforms el ( t )  (solid line) and e 2 ( t )  (dashed line) of the two 
thevenin sources stimulating the output port of the driver (see 
text); bottom panel: comparison between the reference (solid 
line) and the macromodel (dashed line) response of the differ- 
ential port voltage vd(t). 
vices, thus preserving the intellectual proprietary of vendors. 
Besides, model parameters can be effectively obtained from de- 
vice port responses and have been proven to be accurate and 
efficient enough for the application in the performance predic- 
tions of multi-gigabit serial links. Besides, they can be easily 
implemented in any EDA tool as SPICE-like subcircuits or as 
metalanguage descriptions like VHDL-AMs. 
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